



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/801,350	03/07/2001	Chun Hsiang Lai	JCLA6643	4896

7590
J. C. Patents, Inc.
4 Venture
Suite 250
Irvine, CA 92618

12/01/2010

EXAMINER

NADAV, ORI

ART UNIT	PAPER NUMBER
----------	--------------

2811

MAIL DATE	DELIVERY MODE
-----------	---------------

12/01/2010

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-4, 13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Quigley (5,781,388) in view of Lin (5,982,601) and Ker et al. (5,754,380).

Regarding claims 1 and 13, Quigley teaches in figure 1 an electrostatic discharge (ESD) protection circuit, suitable for use on the I/O pad, the ESD protection circuit comprising: a silicon controlled rectifier (SCR) circuit 22, which comprises a first connection terminal, a second connection terminal, and a third connection terminal, wherein the first connection terminal and the second connection terminal are respectively connected to the I/O pad and a ground voltage Vss, so as to discharge the electrostatic charges; and an anti-latch-up circuit RC 17, 18, which comprises a fourth connection terminal directly connected to a voltage source (the pad line), a fifth connection terminal coupled to the ground voltage Vss, and a sixth connection terminal 21 connected to the third connection terminal of the SCR circuit, wherein the anti-latch-up circuit determines whether or not to trigger the SCR circuit so as to prevent latching up of the SCR circuit during normal operation.

Art Unit: 2811

Although Quigley does not state a voltage source, this feature is inherent in Quigley's device as the line connected to the pad is the voltage source to the device.

Furthermore, capacitor C also provides a voltage source to the device. Note that the device would not function without a voltage source.

Quigley does not explicitly state that the anti-latch-up circuit determines whether or not to trigger the SCR circuit, and wherein the fourth connection terminal is directly connected to a voltage source, and does not teach a first diode, having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal.

Lin teaches in figures 6, 9 and 10 and related text an anti-latch-up circuit determines whether or not to trigger the SCR circuit so as to prevent latching up of the SCR circuit during normal operation, wherein the fourth connection terminal is directly connected to a voltage source.

Ker et al. teach in figure 1 a first diode 60, having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use the anti-latch-up circuit in order to determine whether or not to trigger the SCR circuit so as to prevent latching up of the SCR circuit during normal operation and to directly connect the fourth connection terminal to a voltage source, and to use a first diode having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal, in Quigley's device, in order to improve

Art Unit: 2811

the protection capabilities of the device, and in order to simplify the construction of the device, respectively.

Note that in the combined device the anti-latch-up circuit determines whether or not to trigger the SCR circuit in accordance with whether the first diode is conducted so as to prevent latching up of the SCR circuit during normal operation.

Regarding claim 2, Ker et al. teach in figure 1 a first diode 70, having a first input end and a second input end, respectively connected to the ground voltage and the I/O pad. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a first diode, having a first input end and a second input end, respectively connected to the ground voltage and the I/O pad in prior art's device in order to provide better protection for the device against ESD event.

Regarding claims 3 and 4, Lin teaches in figure 5 an SCR circuit comprises: a P-type substrate; an N well, formed in the p-type substrate; a first P+ doped region, formed in the P-type substrate and coupled to the ground voltage GND; a first N+ doped region, formed in the P-type substrate, adjacent to the first P+ doped region, and coupled to the ground voltage GND; a second N+ doped region, formed between the P-type substrate and the N well, adjacent to the first N+ doped region, and coupled via the third connection terminal of SCR circuit to the sixth connection terminal of the anti-latch-up circuit A, serving as a guard ring to collect electrons to avoid latch up when the anti-

Art Unit: 2811

latch-up circuit sends signal through the sixth connection terminal to the third connection terminal of the SCR circuit during normal operation, and floating when the anti-latch-up circuit sends no signal to the SCR circuit during an ESD event; a second P+ doped region, formed in the N well, adjacent to the second N+ doped region, and coupled to the I/O pad 1; and a third N+ doped region, formed in the N well, adjacent to the second P+ doped region, and coupled to the voltage source (the pad line),

wherein Lin teaches in figure 6C an anti-latch-up circuit comprises: a capacitor C, having a first contact end and a second contact end, respectively coupled to the second N+ doped region and the ground voltage, and a resistor R, having a first end and a second end, respectively coupled to the voltage source and the second N+ doped region.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form prior art's device as taught by Lin, in order to improve the protection capabilities of the device.

Regarding claim 15, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a RC delay time of the anti-latch-up circuit is smaller than a voltage rising time of an IC power but greater than a voltage rising time of an ESD pulse in prior art's device in order to improve the protection capabilities of the device.

Claims 1-4, 13 and 15, as best understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin (5,982,601) in view of Ker et al. (5,754,380).

Lin teaches in figures 6 and 9 and related text an electrostatic discharge (ESD) protection circuit, comprising: a silicon controlled rectifier (SCR) circuit (see figure 6 for clarity), which comprises a first connection terminal, a second connection terminal, and a third connection terminal, wherein the first connection terminal and the second connection terminal are respectively connected to the I/O pad (Anode) and a ground voltage (Cathode), so as to discharge the electrostatic charges; and

an anti-latch-up circuit 61, which comprises a fourth connection terminal directly connected to a voltage source V_H (see figure 6A), a fifth connection terminal coupled to the ground voltage V_L , and a sixth connection terminal A connected to the third connection terminal of the SCR circuit, wherein the anti-latch-up circuit determines whether or not to trigger the SCR circuit so as to prevent latching up of the SCR circuit during normal operation.

Lin does not teach a first diode, having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal.

Ker et al. teach in figure 1 a first diode 60, having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a first diode having a first input end coupled to the I/O pad and a second input end coupled to the fourth connection terminal, in prior art's device, in order to improve the protection capabilities of the device.

Art Unit: 2811

Note that in the combined device the anti-latch-up circuit determines whether or not to trigger the SCR circuit in accordance with whether the first diode is conducted so as to prevent latching up of the SCR circuit during normal operation.

Regarding claim 2, Ker et al. teach in figure 1 a first diode 70, having a first input end and a second input end, respectively connected to the ground voltage and the I/O pad. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a first diode, having a first input end and a second input end, respectively connected to the ground voltage and the I/O pad in prior art's device in order to provide better protection for the device against ESD event.

Regarding claim 3, Lin teaches in figure 5 an SCR circuit comprises: a P-type substrate; an N well, formed in the p-type substrate; a first P+ doped region, formed in the P-type substrate and coupled to the ground voltage GND; a first N+ doped region, formed in the P-type substrate, adjacent to the first P+ doped region, and coupled to the ground voltage GND; a second N+ doped region, formed between the P-type substrate and the N well, adjacent to the first N+ doped region, and coupled via the third connection terminal of SCR circuit to the sixth connection terminal of the anti-latch-up circuit A, serving as a guard ring to collect electrons to avoid latch up when the anti-latch-up circuit sends signal through the sixth connection terminal to the third connection terminal of the SCR circuit during normal operation, and floating when the anti-latch-up circuit sends no signal to the SCR circuit during an ESD event;

Art Unit: 2811

a second P+ doped region, formed in the N well, adjacent to the second N+ doped region, and coupled to the I/O pad 1; and a third N+ doped region, formed in the N well, adjacent to the second P+ doped region, and coupled to the voltage source (the pad line).

Regarding claims 4 and 13, Lin teaches in figure 6C an anti-latch-up circuit comprises: a capacitor C, having a first contact end and a second contact end, respectively coupled to the second N+ doped region and the ground voltage, and a resistor R, having a first end and a second end, respectively coupled to the voltage source and the second N+ doped region, wherein the anti-latch-up signal sent from the sixth connection terminal to the SCR circuit comprises a voltage signal.

Regarding claim 15, prior art teaches substantially the entire claimed structure, as applied to claim 1 above, including a RC delay time of the anti-latch-up circuit being greater than a voltage rising time of an ESD pulse. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a RC delay time of the anti-latch-up circuit being smaller than a voltage rising time of an IC power in prior art's device in order to operate the device in its intended use.

Response to Arguments

Applicant argues that prior art does not teach an anti-latch-up circuit determines whether or not to trigger the SCR circuit in accordance with the whether the first diode is conducted so as to prevent latching up of the SCR circuit during normal operation.

The claimed limitation of “anti-latch-up circuit determines whether or not to trigger the SCR circuit in accordance with whether the first diode is conducted so as to prevent latching up of the SCR circuit during normal operation” does not provide any explicit functional limitation. The passage “in accordance with whether the first diode is conducted” merely means that the device functions according to whether the diode conducts. Said passage does not even recite whether the diode must conduct in order for the device to prevent latching up of the SCR circuit. Said passage merely recites the function of a diode. Thus, prior art’s device must inherently function “in accordance with whether the first diode is conducted”, because the first diode must either conduct or does not conduct.

Furthermore, as stated earlier, the broad recitation of the claim does not require that the first diode must have a first input end directly connected to the I/O pad and a second input end directly connected to the fourth connection terminal.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660. The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Gurley can be reached on 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

O.N.
12/1/2010

/ORI NADAV/
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800